View DS1135-10_312715.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY
DS1135 3-in-1 High-Speed Silicon Delay Line
www.dalsemi.com
FEATURES
All-silicon timing circuit Three independent buffered delays Stable and precise over temperature and voltage Leading and trailing edge precision preserves the input symmetry Standard 8-pin DIP and 8-pin SOIC (150 mil) Vapor phasing, IR and wave solderable Available in Tape and Reel Commercial and industrial temperature ranges available; see order info table 5V operation (for 3V operation, see part number DS1135L) Recommended replacement for DS1013 and DS1035
PIN ASSIGNMENT
IN1 IN2 IN3 GND 1 2 3 4 8 7 6 5 VCC OUT1 OUT2 OUT3
DS1135M 8-Pin DIP
IN1 IN2 IN3 GND 1 2 3 4 8 7 6 5 VCC OUT1 OUT2 OUT3
DS1135Z 8-Pin SOIC (150 mil)
IN1 IN2 IN3 GND 1 2 3 4 8 7 6 5 VCC OUT1 OUT2 OUT3
DS1135U 8-Pin 118-mil uSOP
PIN DESCRIPTION
IN1-IN3 OUT1-OUT3 VCC GND - Input Signals - Output Signals - +5V Supply - Ground
DESCRIPTION
The DS1135 series is a low-power, +5-volt high-speed version of the popular DS1013 and DS1035. The DS1135 series of delay lines have three independent logic buffered delays in a single package. The device is Dallas Semiconductor's fastest 3-in-1 delay line. It is available in a standard 8-pin DIP and 150 mil 8-pin Mini-SOIC, as well as an 8-pin, 118 mil uSOP. The device features precise leading and trailing edge accuracy. It has the inherent reliability of an allsilicon delay line solution. Each output is capable of driving up to 10 LS loads. Standard delay values are indicated in Table 1. Customers may contact Dallas Semiconductor at (972) 371-4348 for further information on custom delay values.
1 of 6 061500
DS1135
LOGIC DIAGRAM Figure 1
IN OUT
TIME DELAY
ONE OF THREE
PART NUMBER DELAY TABLE (tPLH , tPHL ) Table 1
DELAY PER OUTPUT (ns) 5/5/5 6/6/6 8/8/8 10/10/10 12/12/12 15/15/15 20/20/20 25/25/25 30/30/30 INITIAL TOLERANCE (Note 1) 1.0 ns 1.0 ns 1.0 ns 1.0 ns 1.0 ns 1.0 ns 1.0 ns 1.5 ns 1.5 ns TOLERANCE OVER TEMP AND VOLTAGE (Note 2) 0C to +70C -40C to +85C 1.0 ns 1.5 ns 1.0 ns 1.5 ns 1.0 ns 1.5 ns 1.0 ns 1.5 ns 1.0 ns 1.5 ns 1.5 ns 2 ns 1.5 ns 2 ns 1.5 ns 2 ns 1.5 ns 2 ns
PART NUMBER DS1135-5 DS1135-6 DS1135-8 DS1135-10 DS1135-12 DS1135-15 DS1135-20 DS1135-25 DS1135-30
NOTES:
1. Nominal conditions are +25C and VCC =+5.0 volts. 2. Voltage range of 4.75 volts to 5.25 volts. 3. Delay accuracies are for both leading and trailing edges.
TEST SETUP DESCRIPTION
Figure 2 illustrates the hardware configuration used for measuring the timing parameters of the DS1135. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20 ps resolution ) connected to the output. The DS1135 output taps are selected and connected to the interval counter by a VHF switch control unit. All measurements are fully automated with each instrument controlled by the computer over an IEEE 488 bus.
2 of 6
DS1135
DS1135 TEST CIRCUIT Figure 2
PULSE GENERATOR
START 3 IN 50
TIME INTERVAL COUNTER
STOP
UNIT UNDER TEST
VHF SWITCH CONTROL UNIT TAPS 1-3
OUT 50
3 of 6
DS1135
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature Short Circuit Output Current -1.0V to +7.0V -40C to +85C -55C to +125C See J-STD-020A specification 50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS
PARAMETER Supply Voltage Active Current High Level Input Voltage Low Level Input Voltage Input Leakage High Level Output Current Low Level Output Current SYMBOL VCC ICC VIH VIL IL ICC ICC 0VVI VCC VCC =4.75V VOH =4V VCC =4.75V VOL=0.5V 12 VCC =5.25V Period=1s 2.2 -0.5 -1.0 TEST CONDITION
(-40C to +85C;VCC=+5V5%)
MIN TYP 4.75 5.00 MAX 5.25 35 VCC +0.5 0.8 +1.0 -1.0 mA UNITS V mA V V A mA NOTES 1
1 1
1 1
AC ELECTRICAL CHARACTERISTICS
PARAMETER Period Input Pulse Width Input-to-Output Delay Output Rise or Fall Time Power-up Time SYMBOL tPERIOD tWI tPLH, tPHL tOF, tOR tPU MIN TYP 2 (tWI ) 100% of Tap Delay See Table 1 2.0
(-40C to +85C;VCC=+5V5%)
MAX UNITS ns ns ns 2.5 100 ns ms NOTES 2 2
3
CAPACITANCE
PARAMETER Input Capacitance SYMBOL CIN MIN TYP MAX 10 UNITS pF
(TA=25C)
NOTES
4 of 6
DS1135
Ambient Temperature: 25C =3C Supply Voltage (VCC ): 5.0V =0.1V Input Pulse: High: 3.0V =0.1V Low: 0.0V =0.1V Source Impedance: 50=Max. Rise and Fall Time: 3.0 ns Max. - Measured between 0.6V and 2.4V. Pulse Width: 500 ns Pulse Period: 1 s Output Load Capacitance: 15 pF Output: Each output is loaded with the equivalent of one 74F04 input gate. Data is measured at the 1.5V level on the rising and falling edges.
TEST CONDITIONS
NOTE:
The above conditions are for test only and do not restrict the devices under other data sheet conditions.
TIMING DIAGRAM
PERIOD tRISE tFALL
80% 1.5V 20% IN tWI tPLH tOR 1.5V OUT 1.5V tPHL tOF tWI 1.5V 1.5V
NOTES:
1. All voltages are referenced to ground. 2. Pulse width and duty cycle specifications may be exceeded, however, accuracy will be application sensitive with respect to decoupling, layout, etc. 3. Power-up time is the time from the application of power to the time stable delays are being produced at the output.
5 of 6
DS1135
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse. tWI (Pulse Width): The elapsed time on the pulse between the 1.5-volt point on the leading edge and the 1.5-volt point on the trailing edge or the 1.5-volt point on the trailing edge and the 1.5-volt point on the leading edge. tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse. tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge on the input pulse. tPLH (Time Delay, Rising): The elapsed time between the 1.5-volt point on the leading edge of the input pulse and the 1.5-volt point on the leading edge of the output pulse. tPHL (Time Delay, Falling): The elapsed time between the 1.5-volt point on the falling edge of the input pulse and the 1.5-volt point on the falling edge of the output pulse.
ORDERING INFORMATION
DS1135
TIME DELAY (ns): 5, 6, 8, 10, 12, 15, 20, 25, 30
PACKAGE TYPE: M = DIP Z = SOIC (150 Mil) U = uSOP (118 Mil)
6 of 6

▲Up To Search▲

Price & Availability of DS1135-10

	To Download DS1135-10 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .